



# UNITED STATES PATENT AND TRADEMARK OFFICE

41.07  
UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/829,647	04/22/2004	Teck Kheng Lee	2269-4974.1US (00-0693.01)	6967
24247	7590	02/23/2007	EXAMINER	
TRASK BRITT P.O. BOX 2550 SALT LAKE CITY, UT 84110			PERKINS, PAMELA E	
			ART UNIT	PAPER NUMBER
			2822	

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	02/23/2007	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

**Office Action Summary**

Application No.

10/829,647

Applicant(s)

LEE, TECK KHENG

Examiner

Pamela E. Perkins

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 03 November 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,2 and 4-14 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,2 and 4-14 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)            | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | Paper No(s)/Mail Date. _____                                      |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>8/14/06 11/27/06</u>  | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

This office action is in response to the filing of the amendment on 3 November 2006. Claims 1, 2 and 4-14 are pending; claim 3 has been cancelled.

#### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 2 and 4-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee (2003/0134450) in view of Akram et al. (6,013,948).

The applied reference has a common inventor with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

Referring to claim 1, Lee discloses a method of fabricating an interposer substrate for attaching to an active surface of a semiconductor die having a plurality of conductive bumps protruding transversely therefrom where a substrate (36') has a first surface and a second surface, the substrate (36') including a dielectric layer and a plurality of conductive elements (44') on the dielectric layer adjacent the second

surface; and forming a plurality of recesses (40') the first surface of the substrate (36') and through the dielectric layer to a depth through the dielectric layer, each of the plurality of recesses (40') exposing at least a portion of a contiguous conductive element (44') adjacent the second surface and of a size and configuration to receive the plurality of conductive bumps (60') of the semiconductor die (54') so that the plurality of conductive bumps (60') is substantially received within the plurality of recesses (40') (para. 32-39). Lee does not disclose forming at least one opening in the second surface of the substrate in communication with at least one recess of the plurality of recesses.

Akram et al. disclose a method of fabricating an interposer substrate for attaching to an active surface of a semiconductor die where a substrate has a first surface and a second surface; forming a plurality of recesses in the first surface of the substrate and forming at least one opening in the second surface of the substrate in communication with at least one recess of the plurality of recesses (fig. 1 & 6; col. 4, lines 1-10; col. 6, line 11 thru col. 7, line 40).

Since Lee and Akram et al. are both from the same field of endeavor, a method of fabricating an interposer substrate for attaching to an active surface of a semiconductor die, the purpose disclosed by Akram et al. would have been recognized in the pertinent art of Lee. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Lee by forming at least one opening in the second surface of the substrate in communication with at least one recess of the plurality of recesses as taught by Akram et al. to form internal contacts (col. 1, lines 51-60).

Claim 2. Lee discloses wherein forming the plurality of recesses (40') comprises forming the plurality of recesses (40') to a depth so that a surface of each of the plurality of conductive bumps (60') will contact the at least a portion of the contiguous conductive element (44') with the active surface of the semiconductor die (54') abutting the first surface of the substrate (36') (para. 41).

Claim 4. Lee discloses wherein providing the substrate (36') comprises forming the plurality of conductive elements (44') by at least one of printing conductive ink and etching a conductive layer (para. 32).

Claim 5. Lee discloses wherein providing the substrate (36') comprises disposing a solder mask (49') over the plurality of conductive elements (44') in a pattern leaving portions of the plurality of conductive elements (44') exposed (para. 34).

Claim 6. Lee discloses wherein providing the substrate (36') comprises providing the dielectric layer as a flexible polymer material (para. 30).

Claim 7. Lee discloses wherein providing the substrate (36') comprises providing the substrate (36') to include at least one of BT, FR4 laminate, FR5 laminate and UPILEXO® (para. 30).

Claim 8. Lee discloses wherein forming the plurality of recesses (40') comprises collectively configuring the plurality of recesses (40') in a centrally aligned row in the substrate (36') to correspond with a conductive bump (60') configuration on the semiconductor die (54') (Fig. 5; para. 38).

Claim 9. Lee discloses wherein forming the plurality of recesses (40') comprises collectively configuring the plurality of recesses (40') in a peripheral configuration in the

Art Unit: 2822

substrate (36') to correspond with a conductive bump (60') configuration on the semiconductor die (54') (Fig. 5; para. 54).

Claim 10. Lee discloses wherein forming the plurality of recesses (40') comprises collectively configuring the plurality of recesses (40') in an I-shaped configuration in the substrate (36') to correspond with a bump (60') configuration on the semiconductor die (54') (fig. 4 & 5; para. 35-38).

Claim 11. Lee discloses wherein forming the plurality of recesses (40') comprises forming the plurality of recesses (40') by at least one of a wet etch, dry etch, mechanical drilling, mechanical punching and laser ablation (para. 32).

Claim 12. Lee discloses wherein forming the plurality of recesses (40') comprises patterning the plurality of recesses (40'), each substantially with a peripheral shape including at least one of a square, rectangle, circle and oval (para. 33).

Claim 13. Lee discloses wherein forming the plurality of recesses (40') comprises forming at least one sloped sidewall in each of the plurality of recesses (40') (para. 34).

Claim 14. Lee discloses wherein forming the plurality of recesses (40') comprises forming at least one sidewall in each of the plurality of recesses (40') to be substantially perpendicular with respect to the first surface of the substrate (36') (para. 34).

Claims 1, 2, 5, 8-10, 12 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Greenwood (6,338,985) in view of Akram et al.

Referring to claim 1, Greenwood discloses a method of fabricating an interposer substrate for attaching to an active surface of a semiconductor die having a plurality of

Art Unit: 2822

conductive bumps protruding transversely therefrom where a substrate (12) having a first surface and a second surface, the substrate (12) including a dielectric layer (15) and a plurality of conductive elements (25) on the dielectric layer (15) adjacent the second surface (col. 4, lines 5-14); and forming a plurality of recesses (32) in the first surface of the substrate (12) and through the dielectric layer (15) to a depth through the dielectric layer (15) (Fig. 5), each of the plurality of recesses (32) exposing at least a portion of a contiguous conductive element (24) adjacent the second surface and of a size and configuration to receive the plurality of conductive bumps (42) of the semiconductor die (40) so that the plurality of conductive bumps (42) is substantially received within the plurality of recesses (32) (Fig. 7; col. 4, line 65 thru col. 5, line 20). Greenwood does not disclose forming at least one opening in the second surface of the substrate in communication with at least one recess of the plurality of recesses.

Akram et al. disclose a method of fabricating an interposer substrate for attaching to an active surface of a semiconductor die where a substrate has a first surface and a second surface; forming a plurality of recesses in the first surface of the substrate and forming at least one opening in the second surface of the substrate in communication with at least one recess of the plurality of recesses (fig. 1 & 6; col. 4, lines 1-10; col. 6, line 11 thru col. 7, line 40).

Since Greenwood and Akram et al. are both from the same field of endeavor, a method of fabricating an interposer substrate for attaching to an active surface of a semiconductor die, the purpose disclosed by Akram et al. would have been recognized in the pertinent art of Greenwood. Therefore, it would have been obvious to one of

ordinary skill in the art at the time the invention was made to modify Greenwood by forming at least one opening in the second surface of the substrate in communication with at least one recess of the plurality of recesses as taught by Akram et al. to form internal contacts (col. 1, lines 51-60).

Claim 2. Greenwood discloses wherein forming the plurality of recesses (32) comprises forming the plurality of recesses (32) to a depth so that a surface of each of the plurality of conductive bumps (42) will contact the at least a portion of the contiguous conductive element (24) with the active surface of the semiconductor die (40) abutting the first surface of the substrate (12) (col. 5, lines 4-20).

Claim 5. Greenwood discloses wherein providing the substrate (12) comprises disposing a solder mask (34) over the plurality of conductive elements (24) in a pattern leaving portions of the plurality of conductive elements (24) exposed (col. 4, lines 41-56).

Claim 8. Greenwood discloses wherein forming the plurality of recesses (32) comprises collectively configuring the plurality of recesses (32) in a centrally aligned row in the substrate (12) to correspond with a conductive bump (42) configuration on the semiconductor die (40) (Fig. 7; col. 5, lines 21-42).

Claim 9. Greenwood discloses wherein forming the plurality of recesses (32) comprises collectively configuring the plurality of recesses (32) in a peripheral configuration in the substrate (12) to correspond with a conductive bump (42) configuration on the semiconductor die (40) (Fig. 7; col. 5, lines 21-42).



Claim 10. Greenwood discloses wherein forming the plurality of recesses (32) comprises collectively configuring the plurality of recesses (32) in an I-shaped configuration in the substrate (12) to correspond with a bump (42) configuration on the semiconductor die (40) (Fig. 7; col. 5, lines 4-42).

Claim 12. Greenwood discloses wherein forming the plurality of recesses (32) comprises patterning the plurality of recesses (32), each substantially with a peripheral shape including at least one of a square, rectangle, circle and oval (Fig. 5; col. 4, lines 14-39).

Claim 14. Greenwood discloses wherein forming the plurality of recesses (32) comprises forming at least one sidewall in each of the plurality of recesses (32) to be substantially perpendicular with respect to the first surface of the substrate (12) (col. 4, lines 14-39).

### ***Response to Arguments***

Applicant's arguments, see the amendment filed 3 November 2006, with respect to the rejection(s) of claim(s) 1-14 under 35 U.S.C. 102 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Akram et al. (6,013,948).

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

Art Unit: 2822

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E. Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on (571) 272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

PEP  
16 February 2007



Zandra V. Smith  
Supervisory Patent Examiner  
20 Feb 2007